

11017 U.S. PTO
10/083411
02/27/02

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10083411	FILING DATE 02/27/2002	CLASS 716	SUBCLASS 13	GAU 2825	EXAMINER DO
**APPLICANTS: Stenberg Robert; Pavicic Ivan;					
**CONTINUING DATA VERIFIED:					
** FOREIGN APPLICATIONS VERIFIED:					
PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>			
Foreign priority claimed 35 USC 119 conditions met Verified and Acknowledged Examiners's initials	<input type="checkbox"/> yes <input checked="" type="checkbox"/> no <input type="checkbox"/> yes <input checked="" type="checkbox"/> no TD	ATTORNEY DOCKET NO 01-926 72242 (6653)			
TITLE : System and method for identifying and eliminating bottlenecks in integrated circuit designs U.S. DEPT. OF COMM./PAT. & TM-PTO-436L(Rev. 12-94)					

NOTICE OF ALLOWANCE MAILED	THUAN - DO Assistant Examiner	CLAIMS ALLOWED	
ISSUE FEE		Total Claims 18	Print Claim for O.G 1
Amount Due	Date Paid	DRAWING	
		Sheets Drwg. 4	Figs. Drwg. 7
Primary Examiner		Print Fig. 2	
TERMINAL		Application Examiner	
DISCLAIMER		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.	

FILED WITH: DISK (CRF) CD-ROM
(Attached in pocket on right inside flap)